Var a, b, c: real; begin readln(a, b, c); if ((a > 1) and (a < 3)) then writeln(a); if ((b > 1) and (b < 3)) then writeln(b); if ((c > 1) and (c < 3)) then writeln(c); end.